

FIG. 1a




FIG. 1b




FIG. 1c




FIG. 1d




FIG. 2




FIG. 3

Fig. 4. Block diagram of the digital signal processing system.




FIG. 4




FIG. 5

Impulse response of IF and AAF




Figure 6

convolution of IF and AAF




Figure 7




FIG. 8




FIG. 9




FIG. 10a




FIG. 10b




Fig. 10c




Fig. 11




Fig. 12




Fig. 13




FIG. 14a

1450

Dual STM JTAG




FIG. 14b

1500




FIG. 15

1600




FIG. 16

1700




FIG. 17




FIG. 18a

1820




FIG. 18b

1840




FIG. 18c